posted by user: adevans || 4701 views || tracked by 9 users: [display]

SELSE 2013 : IEEE Workshop on Silicon Errors in Logic - System Effects

FacebookTwitterLinkedInGoogle

Link: http://softerrors.info/selse/
 
When Mar 26, 2013 - Mar 27, 2013
Where Stanford, California, USA
Submission Deadline Dec 14, 2012
Notification Due Feb 2, 2013
Final Version Due Mar 4, 2013
Categories    reliability   soft-errors   SEU   system effects
 

Call For Papers

The growing complexity and shrinking geometries of modern device technologies are making high-density, low-voltage devices increasingly susceptible to the influences of electrical noise, process variation, transistor aging, and the effects of natural radiation. The system-level impact of these errors can be far-reaching. Growing concern about intermittent errors, unstable storage cells, and the effects of aging are influencing system design. This workshop provides a forum for discussing current research and practice in system-level error management. Participants from industry and academia explore both current technologies and future research directions (including nanotechnology). We are soliciting papers that address the system-level effects of errors from a variety of perspectives: architectural, logical, circuit-level, and semiconductor processes. Case studies are also solicited.

Key areas of interest are (but not limited to):

Technology trends and the impact on error rates
New error mitigation techniques
Characterizing the overhead and design complexity of error mitigation techniques
Case studies describing the engineering tradeoffs necessary to decide what mitigation technique to apply
Experimental data
System-level models: derating factors and validation of error models
Error handling protocols (higher-level protocols for robust system design)

Authors are requested to submit extended abstracts for review before December 14, 2012. Extended abstracts will be considered for both oral and poster presentation. All accepted submissions are included in the workshop proceedings. Authors will be notified of paper outcome by February 2, 2013. Camera-ready papers are due on March 4, 2013.

Additional information and guidelines for submission are available at www.selse.org. Submissions should be PDF or Microsoft Word files in IEEE format that do not exceed four printed pages. Camera-ready papers can be up to six pages in length in IEEE format. Papers are not made available through IEEE and authors retain the copyright of their work. Authors may optionally choose to make their final papers available online through the SELSE webpage.

Important dates:

Extended abstract submission: December 14, 2012
Authors notification: February 2, 2013
Camera-ready submission: March 4, 2013

Related Resources

SPIE-Ei/Scopus-CMLDS 2025   2025 2nd International Conference on Computing, Machine Learning and Data Science (CMLDS 2025) -EI Compendex & Scopus
CTRQ 2025   The Eighteenth International Conference on Communication Theory, Reliability, and Quality of Service
Ei/Scopus-CISDS 2024   2024 3rd International Conference on Communications, Information System and Data Science (CISDS 2024)
SI_Fault_IoV_OTJ 2025   Special Issue on Tools, Techniques, and Applications for Fault Tolerant and Reliable Vehicular Ad-hoc Networks (VANET) and Internet of Vehicles (IoV), The Open Transportation Journ
MLIS 2024   The 6th International Conference on Machine Learning and Intelligent Systems (MLIS 2024)
SACI 2025   19th IEEE International Symposium on Applied Computational Intelligence and Informatics
COLING 2025   [CFS] International Conference on Computational Linguistics - Call for System Demonstrations
ICoSSE--Ei 2025   2025 8th International Conference on Software and System Engineering (ICoSSE 2025)
SPIE-Ei/Scopus-DMNLP 2025   2025 2nd International Conference on Data Mining and Natural Language Processing (DMNLP 2025)-EI Compendex&Scopus
IEEE/ION PLANS: AI-Enhanced Navigation 2025   IEEE/ION PLANS: TRACK D - Applications of Localization Technologies - AI-Enhanced Navigation