posted by user: aircc_cfp || 25914 views || tracked by 12 users: [display]

JEDT 2026 : International Journal of Electronic Design and Test

FacebookTwitterLinkedInGoogle

Link: https://airccse.com/jedt/index.html
 
When N/A
Where N/A
Submission Deadline Oct 26, 2026
Notification Due Nov 26, 2026
Final Version Due Dec 3, 2026
Categories    electronic   simulation   module design   sip testing
 

Call For Papers

International Journal of Electronic Design and Test(JEDT)

Scope and Topics

International Journal of Electronic Design and Test(JEDT) is a peer-reviewed, open access journal which invites original works describing the methods used to design and test electronic product hardware and supportive software. Authors from industry and academia are invited to submit their original unpublished research works on the topics listed below:

Topics of interest include but are not limited to, the following

  • IC/module design
  • Low-power design
  • Electronic design automation
  • Design/test verification
  • Fault modelling
  • Test generation
  • Fault simulation
  • Design of testability
  • Synthesis of testability
  • Built-in self-test
  • Test specifications
  • Formal verification of hardware
  • Simulation for verification
  • Design debugging
  • Testing of VLSI devices printed circuit boards, and electronic systems
  • Testing of analog and digital electronic circuits
  • Testing of microprocessors, memories and signal processing devices
  • SOC and SIP testing
  • Memory and FPGA test and repair
  • Delay testing
  • IDDQ test
  • Novel test methods
  • Effectiveness of test methods
  • Fault models and ATPG, and DPPM prediction
  • DFT for analog/mixed signal ICs and system-on-chip
  • DFT and BIST for digital and SoC

Paper Submission

Authors are invited to submit papers for this journal through E-mail jedtjournal@airccse.com. Submissions must be original and should not have been published previously or be under consideration for publication while being evaluated for this Journal.

Important Dates

Submission Deadline: October 26, 2026
Authors Notification: November 26, 2026
Final Manuscript Due: December 03, 2026
Publication Date:Determined by the Editor-in-Chief

Editor in Chief

  • Hafizur Rahaman, Indian Institute of Engineering Science and Technology Shibpur, India

Editorial Board Members

... More


Related Resources

AI for Chip Design at NeurIPS 2026   AI for Chip Design Workshop at NeurIPS 2026
IEEE-MLNLP 2026   2026 IEEE 9th International Conference on Machine Learning and Natural Language Processing (MLNLP 2026)
Transition Design Conference 2026   Transition Design Conference 2026: Weaving Regenerative Futures
ICSS 2026   12th International Conference on Software Security
Ei/Scopus-ACEPE 2026   2026 3rd IEEE Asia Conference on Advances in Electrical and Power Engineering (ACEPE 2026)
NC 2026   14th International Conference of Networks and Communications
SPT 2026   3rd International Conference on Signal Processing Trends
CRYPIS 2026   15th International Conference on Cryptography and Information Security
WiMo 2026   18th International Conference on Wireless & Mobile Network