posted by user: illikkal || 4676 views || tracked by 17 users: [display]

SAW-1 2010 : 1st Workshop on SoC Architecture, Accelerators and Workloads (with HPCA)

FacebookTwitterLinkedInGoogle

Link: http://www.cse.psu.edu/hpcl/hpca16_files/SAW-1-Workshop.htm
 
When Jan 10, 2010 - Jan 10, 2010
Where Bangalore, India
Submission Deadline Oct 16, 2009
Notification Due Oct 25, 2009
Final Version Due Dec 7, 2009
Categories    SOC   accelerator   workloads   computer architecture
 

Call For Papers

************************************************************************

1st Workshop on SoC Architecture, Accelerators and Workloads (SAW-1)

Jan 10th 2010, Bangalore, India
Held in conjunction with HPCA-16

http://www.cse.psu.edu/hpcl/hpca16_files/SAW-1-Workshop.htm

************************************************************************

Organizing Chairs:

Ravi Iyer Intel Labs ravishankar.iyer@intel.com
Ramesh Illikkal Intel Labs ramesh.g.illikkal@intel.com
Raj Yavatkar Intel raj.yavatkar@intel.com

Overview
--------
Computing platforms are getting smaller (e.g. handheld devices), richer (e.g. visual computing applications) and broader (i.e. reaching the masses via smartphones and other embedded devices). This trend is made possible by System-on-Chip (SoC) architectures that combine high performance, ultra-low power general-purpose cores along with a wide spectrum of domain-specific accelerators or Intellectual Property (IP) blocks. With the recent introduction of general-purpose compute cores such as Intel® Atom™ processor, these platforms have the potential to run a much broader range of applications than ever before. The goal of this workshop is to bring together academic researchers and industry practitioners to discuss future SoC architectures, accelerators and workloads. The research challenges in SoC platforms are multi-fold, including: (a) providing rich functionality and high performance while maintaining ultra-low power, (b) attempting to cover a broad range of applications that can be migrated from mainstream platforms to SoC devices, (c) enabling a modular architecture and design environment that improves time-to-market and (d) providing a rich software programming environment that eases the challenge of developing applications on a heterogeneous architecture consisting of general-purpose cores as well as specialized accelerators.

Below is the proposed list of topics for the workshop. Topics include, but are not restricted to, the following:

* Novel SoC Architectures
- Ultra-Low Power Core Microarchitectures
- Heterogeneous Architectures and Multi-core SoCs
- Fabrics / Network-on-chip
- Cache/Memory Hierarchies
- HW Support for Programmability and Modularity
- Automated Design Environments
- Simulation / Emulation Methodologies
* Emerging Workloads
- New Workloads (e.g. Visual computing examples such as Augmented Reality, Multi-modal interfaces, etc)
- Workload Analysis for optimization and acceleration
- Workload Partitioning between Cores and Accelerators
- Performance Monitoring and Evaluation
- Case Studies of SoC applications
* Novel Accelerator Designs
- Specialized Accelerator Architectures and Designs
- Domain-Specific Programmable/Configurable Accelerators
- Accelerator Interfaces for Programmability
- Development Environments for Accelerator Design
- System-Level integration of Accelerators
* SoC Systems Software
- Modular Systems Software
- Heterogeneous Programming Languages and Environments
- Application Development Environments
- Runtime Libraries and Environments

Submission Guidelines:
---------------------

Interested authors are encouraged to submit extended abstracts (1 to 2 pages) or short papers (6 pages) by email to the organizing chairs (Ravi Iyer, Ramesh Illikkal and Raj Yavatkar). The deadline for submission is Oct 16th (by midnight in US PST zone). Final (short) papers will be due on Dec 7th 2009 and will be printed in a workshop proceedings made available to the workshop attendees.


Important Dates:
----------------
Abstract / Paper Submission Oct 16th 2009
Author Notification Oct 25th 2009
Final Paper Submission Dec 7th 2009
Workshop Jan 10th 2010

Related Resources

FCCM 2021   Field-Programmable Custom Computing Machines
3rd AccML 2021   3rd Workshop on Accelerated Machine Learning (AccML)
IJCSES 2020   International Journal of Computer Science and Engineering Survey
SA-TTA 2021   The 9th track on Software Architecture: Theory, Technology, and Applications (SA-TTA) at the 36th ACM/SIGAPP Symposium On Applied Computing (SAC 2021)
SPTM 2021   9th International Conference of Security, Privacy and Trust Management
IEEE 14th MCSoC 2021   14th IEEE International Symposium on Embedded Multicore/Manycore (MCSoC 2021)
STRA - Eurasia Research 2021   8th ICSTR Dubai – International Conference on Science & Technology Research, 25-26 October 2021
OpenSuCo @ ISC HPC 2017   2017 International Workshop on Open Source Supercomputing
6th ICSTR London September 2021   6th ICSTR London – International Conference on Science & Technology Research, 09-10 September 2021