posted by user: welmedany || 1420 views || tracked by 3 users: [display]

RSoC 2016 : SPECIAL SESSION ON Reconfigurable System on Chip

FacebookTwitterLinkedInGoogle

Link: http://mcsoc-forum.org/2016/wp-content/uploads/2016/02/CFP_RSoC-16.pdf
 
When Sep 21, 2016 - Sep 23, 2016
Where Lyon, France
Submission Deadline Apr 30, 2016
Notification Due Jun 24, 2016
Final Version Due Jul 15, 2016
Categories    reconfigurable system on chip   multi-processor architectures   embedded multicore   fpgas-based system
 

Call For Papers

Advances in chip design technology permit increasingly complex applications to be realized using reconfigurable systems-on-chips (RSOCs). Multi-processor architectures are a promising solution to provide the required computational performance for applications in the area of high performance computing. Reconfigurable multiprocessor systems are a particular type of embedded system, implemented using reconfigurable hardware. RSoCs workshop address advanced topics in system design and reconfigurable architecture. The workshop is organized in conjunction with the IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-16), Lyon Congress Center, Lyon, France.. Authors are invited to submit high quality papers representing original work from both the academia and industry in (but not limited to) the following topics focusing on reconfigurable systems-on-chips:

 Reconfigurable System-on-Chip Design
 High Performance Reconfigurable System-on-Chip
 Reconfigurable Embedded Systems
 FPGAs-based Reconfigurable Systems-on-Chip
 Applications for Reconfigurable Systems-on-Chip in Telecommunication Networks
 Modeling Reconfigurable Systems-on-Chips
 Reconfigurable Multiprocessor Systems
 Reconfigurable network-on-chip Architecture
 Partial and Dynamic Reconfigurable FPGAs
 System Level Design of Reconfigurable Systems-on-Chip
 Hardware Security for Reconfigurable Systems-on-Chip
 Advanced Reconfigurable Computing

Submission guidelines:
Submissions must be in PDF and should not exceed 8 pages. The submission must adhere to the two- column IEEE style using 10 pt. fonts. The page limit includes all figures and references. All pages should be numbered. Please make use of the following link to help you in the preparation and submission of your final manuscript: http://www.computer.org/portal/web/cscps/submission

Online submission page: https://edas.info/newPaper.php?c=21730&track=79336

Publication:
Proceedings will be published by the IEEE CPS in the same volume of the main track. Authors of accepted papers are expected to register and present their papers at the symposium. Symposium proceedings will be included in the Computer Society Digital Library CSDL and IEEE Xplore. All CPS conference publications are also submitted for indexing to EI’s Engineering Information Index, Compendex, and ISI Thomson’s Scientific and Technical Proceedings, ISTP/ISI Proceedings, and ISI Thomson.

Journal Special Issue:
Authors of selected papers will be invited to submit extended article versions to The International Journal of Computing and Digital Systems (IJCDS)
Contacts:


Session Chair:
Dr. Wael M El-Medany, University Of Bahrain, Bahrain
welmedany@uob.edu.bh

Related Resources

DSD 2020   Euromicro Conference on Digital System Design (DSD) 2020
CISDM 2020   2020 2nd Euro-Asia Conference on Information System and Data Mining (CISDM 2020)
ARC 2020   Applied Reconfigurable Computing
ICSRS--Scopus & EI Compendex 2021   2021 5th International Conference on System Reliability and Safety (ICSRS 2021)--Scopus & EI Compendex
ICSRS--Scopus & EI 2021   2021 5th International Conference on System Reliability and Safety (ICSRS 2021)--Scopus & EI Compendex
H2RC 2020   Sixth International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC)
CISNS-Ei Compendex/Scopus 2020   2020 International Conference on Information System and Network Security
IEEE-JETCAS-AICHIP 2020   IEEE JETCAS: Special Issue on Communication-aware Designs and Methodologies for Reliable and Adaptable On-Chip AI SubSystems and Accelerators
Reconfigurable Systems 2021   Design Methods and Tools Track @ DATE 2021
DMMLACS 2020   1st International Special Session on Data Mining and Machine Learning Applications for Cyber Security