posted by user: mshalan || 4084 views || tracked by 13 users: [display]

FPGAworld 2015 : 12th FPGAworld Conference


When Sep 8, 2015 - Sep 8, 2015
Where Stockholm, Sweden
Submission Deadline Jun 2, 2015
Notification Due Jul 14, 2015
Final Version Due Aug 15, 2015
Categories    FPGA   electronic design automation   computer architecture   embedded

Call For Papers

12th FPGAworld Conference (FPGAworld 2015)

8 September 2015 in Stockholm, Sweden

10 September 2015 in Copenhagen, Denmark


Important Dates:


Submission deadline: 2 June 2015

Notification of acceptance: 14 July 2015

Final version due: 15 August 2015

Conference: 8 and 10 September 2015


Scope and Topics:


The FPGAworld Conference addresses all aspects of digital and hardware/software system engineering

on FPGA technology. It is a discussion and network forum for researchers and engineers working on

industrial and research projects, state-of-the-art investigations, development and applications.

Academic papers accepted for publication will be published by the ACM Digital Library.


o Project methodology, models and practices

o System Specifications, Models, and Methodologies

o System Modeling, Simulation and Validation

o System Design, Synthesis and Optimization

o Hardware/Software co-design,

o High-Level Synthesis

o (Co-)Processor Synthesis

o Architectural and Micro-Architectural Design

o Reconfigurable Computing

o IP Integration - models and practices

o Security, Reliability, and Fault Tolerance

o Logic Synthesis, Power and Timing Analysis

o Formal methods, Verification and validation

o Board layout and verification


o New Design Tools and Languages

o Synthesis, Compilers, C-to-Hardware

o Tool integration, Co-simulation, Hardware-in-the-loop testing

o Design, modeling, implementation, verification and validation

o Instrumentation, monitoring, testing, debugging etc


o IP component design,

o Interface/protocol design: supporting modularity

o New IP components for platforms and applications

o Real-time operating systems,

o File systems, USB/internet communication etc


o Embedded Software Architectures

o Compilers and Software Synthesis for Embedded Systems

o HW/SW architectures, Custom Instructions

o Real-time, Networked, and Dependable Systems

o Model-Based Design and Verification for Embedded Systems


o Embedded System Platforms

o Single, Multi-, Many-core architectures

o Networks-on-Chip

o Memory hierarchy, Memory architectures

o Reconfigurable architectures

o Course-grained reconfigurable architectures

o Low power architectures


o Case studies from users in industry (academic and students will be high prioritized)

o HW/SW component presentations

o Prototyping

o Student work and projects


o Emerging technologies, Systems and Applications

o History and surveys of reconfigurable logic

o Tutorials




Submissions should be made in form of a paper with a maximum of 4000 words or 6-pages. Papers

should be submitted in PDF format using ACM formatting.




General Chair: Vincent Mooney, Georgia Tech (USA)

Academic Program Chair: Ketil Røed, University of Oslo (Norway)

Academic Publications Chair: Santiago de Pablo, University of Valladolid (Spain)

Academic Publicity Chair: Mohamed Shalan, American University of Cairo (Egypt)


This call for papers is available at

Related Resources

IJCSES 2021   International Journal of Computer Science and Engineering Survey
BES 2021   5th International Conference on Biomedical Engineering and Science
OpenSuCo @ ISC HPC 2017   2017 International Workshop on Open Source Supercomputing
IJCSA 2021   International Journal on Computational Science & Applications
HIPEAC 2022   HiPEAC 2022 : 17th International Conference on High-Performance Embedded Architectures and Compilers
CASES 2021   International Conference on Compilers, Architectures, and Synthesis for Embedded Systems
EMSOFT 2021   International Conference on Embedded Software
ESWEEK 2021   Embedded Systems Week
NOCS 2021   International Symposium on Networks-on-Chip (NOCS) 2021 Call for Papers
HEART 2021   11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies