posted by organizer: langou00 || 5693 views || tracked by 24 users: [display]

RAW 2015 : 22nd Reconfigurable Architectures Workshop


Conference Series : Reconfigurable Architectures Workshop
When May 25, 2015 - May 25, 2015
Where Hyderabad, India
Submission Deadline Jan 6, 2015
Notification Due Feb 1, 2015
Final Version Due Feb 14, 2015
Categories    reconfigurable computing   embedded system   high performance computing   parallel computing

Call For Papers

The 22nd Reconfigurable Architectures Workshop (RAW 2015) will be held in Hyderabad, India in May 2015. RAW 2015 is associated with the 29th Annual International Parallel & Distributed Processing Symposium (IPDPS 2015) and is sponsored by the IEEE Computer Society Technical Committee on Parallel Processing. The workshop is one of the major meetings for researchers to present ideas, results, and on-going research on both theoretical and practical advances in Reconfigurable Computing.

A reconfigurable computing environment is characterized by the ability of underlying hardware architectures or devices to rapidly alter (often on the fly) the functionalities of their components and the interconnection between them to suit the problem at hand. The area has a rich theoretical tradition and wide practical applicability. There are several commercially available reconfigurable platforms (FPGAs and coarse-grained devices) and many modern applications (including embedded systems and HPC) use reconfigurable subsystems. An appropriate mix of theoretical foundations and practical considerations, including algorithms architectures, applications, technologies and tools, is essential to fully exploit the possibilities offered by reconfigurable computing. The Reconfigurable Architectures Workshop aims to provide a forum for creative and productive interaction for researchers and practitioners in the area.

Topics of Interest: Authors are invited to submit manuscripts of original unpublished research in all areas of reconfigurable systems, including architectures, algorithms, applications, software and cross-cutting areas. Topics of interest include, but are not limited to:

Architectures & Algorithms
· Theoretical Interconnect and Computation Models
· Algorithmic Techniques and Mapping
· Run-Time Reconfiguration Models and Architectures
· Emerging Technologies (optical models, 3D Interconnects, devices)
· Bounds and Complexity Issues
· Analog Arrays

Reconfigurable Systems & Applications
· Reconfigurable accelerators (HPC, Bioinformatics, Multicore environments)
· Embedded systems and Domain-Specific solutions (Digital Media, Gaming, Automotive applications)
· Distributed Systems & Networks
· Wireless and Mobile Systems
· Emerging applications (Organic Computing, Biology-Inspired Solutions)
· Critical issues (Security, Energy efficiency, Fault-Tolerance)

Software & Tools
· High-Level Design Methods (Hardware/Software co-design, Compilers)
· System Support (Soft processor programming)
· Runtime Support
· Reconfiguration Techniques (reusable artifacts)
· Simulations and Prototyping (performance analysis, verification tools)

Submission Guidelines:
All manuscripts will be reviewed by at least three members of the program committee. Submissions should be a complete manuscript or, in special cases, may be a summary of relevant work. The manuscript should be not exceed 8 single-spaced, double-column pages using 10-point size font on 8.5X11 inch pages (IEEE conference style) including references, figures and tables. A submission link will be provided on this site by November. Submitted papers should not have appeared in or be under consideration for a different workshop, conference or journal. It is also expected that all accepted papers (regular or poster) will be presented at the workshop by one of the authors.

Publication: IEEE CS Press will publish the IPDPS symposium and workshop abstracts as a printed volume. The complete symposium and workshop proceedings will also be published by IEEE CS Press as a CD-ROM disk and be available in the IEEE Digital Library.

Important Dates:
Submission deadline: January 20, 2015
Decision notification: February 10, 2015
Camera-Ready papers due: February 28, 2015

Related Resources

PACT 2020   International Conference on Parallel Architectures and Compilation Techniques
IoTE 2020   International Conference on Internet of Things & Embedded Systems
DSD 2020   Euromicro Conference on Digital System Design (DSD) 2020
ACM--BDSIC--EI Compendex, Scopus 2020   ACM--2020 2nd International Conference on Big-data Service and Intelligent Computation (BDSIC 2020)--EI Compendex, Scopus
AROSA@WETICE 2020   AROSA@WETICE 2020 : Adaptive and Reconfigurable Systems and Architectures
ESOP 2021   30th European Symposium on Programming
ARC 2020   Applied Reconfigurable Computing
H2RC 2020   Sixth International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC)
VLSI 2020   11th International Conference on VLSI