posted by user: mbreternitz || 2163 views || tracked by 2 users: [display]

AMAS-BT 2014 : CALL FOR PAPERS AMAS-BT 7th Workshop on Architectural and Microarchitectural Support for Binary Translation


When Jun 15, 2014 - Jun 15, 2014
Where Minneapolis, MN
Abstract Registration Due Apr 30, 2014
Submission Deadline May 11, 2014
Notification Due May 20, 2014
Final Version Due Jun 1, 2015
Categories    microarchitecture    compiler

Call For Papers

7th Workshop on Architectural and Microarchitectural Support for Binary Translation

Held in conjunction with the 41th Int'l Symposium on Computer Architecture (ISCA-41)

Minneapolis, MN -- June 15, 2014

Long employed by industry, large scale use of binary translation and on-the-fly code generation is becoming pervasive both as an enabler for virtualization, processor migration and also as processor implementation technology. The emergence and expected growth of just-in-time compilation, virtualization and Web 2.0 scripting languages brings to the forefront a need for efficient execution of this class of applications. The availability of multiple execution threads brings new challenges and opportunities, as existing binaries need to be transformed to benefit from multiple processors, and extra processing resources enable continuous optimizations and translation.
The main goal of this half-day workshop is to bring together researchers and practitioners with the aim of stimulating the exchange of ideas and experiences on the potential and limits of Architectural and MicroArchitectural Support for Binary Translation (hence the acronym AMAS-BT). The key focus is on challenges and opportunities for such assistance and opening new avenues of research. A secondary goal is to enable dissemination of hitherto unpublished techniques from commercial projects.
The workshop scope includes support for decoding/translation, support for execution optimization and runtime support. It will set a high scientific standard for such experiments, and requires insightful analysis to justify all conclusions. The workshop will favor submissions that provide meaningful insights, and identify underlying root causes for the failure or success of the investigated technique. Acceptable work must thoroughly investigate and communicate why the proposed technique performs as the results indicate.

Workshop Organizers
· Mauricio Breternitz, AMD
· Vijay Janapa Reddi, University of Texas/Austin
· Youfeng Wu, Intel
Program Committee
· Guido Araujo, UNICAMP
· Edson Borin, UNICAMP
· Chenggang Wu, CAS, China
· David Kaeli, Northeastern University
· Rodrigo Dominguez, QUALCOMM
Important Dates
· Abstracts: April 30, 2014
· Submission: May 11, 2014
· Notification: May 20, 2014

Submission Topics
Binary translation: Architectural effects and experience
• Novel applications of binary translation and virtualization
• Performance characterization
• Dynamic instrumentation and debugging
• HW/SW co-design for efficient execution
• Experimental insights and industrial experience
Hardware assistance for optimization
• Extra/enhanced internal/physical registers
• Speculative execution support
• Reduced footprint/low-power cores enabled by binary
translation, area and power efficiency
• Techniques for parallelizing single-threaded programs
Hardware assistance for translation and code discovery
• Interpretation, decoding assistance, code dispatch
• On-the-fly reconstruction of CFGs, data dependences,
scheduling and optimization
• Bug-per-bug compatibility issues
• Static and hybrid (runtime-assisted) translation
Binary translation: Heterogeneous cores and
• Dynamic code targeting heterogeneous architectures
• Dynamic parallelization, vectorization
• Power-efficient execution
• CPU-GPU code migration
• Novel architectures, memory systems and caching for
Hardware assistance for runtime management
• Self-modifying/self-referential code, precise exceptions
• Runtime profiling: branches, caches, memory accesses
• Management of translated code
• Adapting code to changing program behavior
• Persistent translation, incremental translation
• Parallel translation, auto parallelization, speculation
How To Submit
Submit using EasyChair:

• publication-ready submission of less than 5000 words in IEEE style, 2-column, 10-point .doc, .pdf, or .ps format,by May 11, 2014

Related Resources

ASPLOS 2021   Architectural Support for Programming Languages and Operating Systems
COOL Chips 24   IEEE Symposium on Low-Power and High-Speed Chips and Systems
MDPI-SI-BDHA 2021   Call for Papers: Special Issue “Big Data for eHealth Applications” (MDPI Applied Sciences, IF 2.474 – Indexed on Scopus, Web of Science)
NLP 2021   Call for Papers - “Information Extraction and NLP”
DLRS 2021   Call for Papers: Topical Issue on Deep Learning for Recommender Systems
OGEL CircularEconomy 2021   OGEL Call for Papers Special Issue on Circular Economy and the Energy Transition
RepL4NLP 2021   Call for Papers - Workshop on Representation Learning for NLP (RepL4NLP) at ACL 2021
OGEL Flaring 2021   OGEL Call for papers: Special Issue on Law and Policy for Gas Flaring in a Low-carbon Economy
CASE 2021   Call for Papers and Shared Task Participation: Challenges and Applications of Automated Extraction of Socio-political Events from Text (CASE) @ ACL-IJCNLP 2021
MKG 2021   Call for Papers - Special Issue on Medical Knowledge Graphs