posted by system || 2428 views || tracked by 1 users: [display]

SELSE 2012 : IEEE Workshop on Silicon Errors in Logic - System Effects

FacebookTwitterLinkedInGoogle

Link: http://www.selse.org
 
When Mar 27, 2012 - Mar 28, 2012
Where Urbana-Champagne, USA
Submission Deadline TBD
 

Call For Papers

The growing complexity and shrinking geometries of modern device technologies are making high-density, low-voltage devices increasingly susceptible to influences from electrical noise, process variation, and natural radiation interference. System-level effects of these errors can be far reaching. Growing concern about intermittent errors, unstable storage cells, and the effects of aging are influencing system design. This workshop provides a forum for discussing current
research and practice in system-level error management. Participants from industry and academia explore both current technologies and future research direction (including nanotechnology). We are interested in soliciting papers that cover system-level effects of errors from a variety of perspectives: architectural, logical and circuit-level, and semiconductor processes. Case studies are also solicited.

Key areas of interest are (but not limited to):
• Technology trends and the impact on error rates.
• New error mitigation techniques.
• Characterizing the overhead and design complexity of error mitigation techniques.
• Case studies describing the engineering tradeoffs necessary to decide what mitigation
technique to apply.
• Experimental data.
• System-level models: derating factors and validation of error models.
• Error handling protocols (higher-level protocols for robust system design).

Authors may submit extended abstracts for paper presentation, poster presentation, or either format. The extended abstracts for accepted posters are included in the workshop proceedings. Authors are requested to submit their extended abstracts for review before December 22, 2011. Additional information and guidelines for submission are available at www.selse.org. Submissions should be PDF or Microsoft Word files that do not exceed four printed pages. Customary terms for copyright agreement and non-confidentiality will apply. Authors will be notified of paper outcome by February 17, 2012. Camera-ready formatted papers, up to six pages in length, are due on March 15, 2012.

Related Resources

CSDE 2024   11th IEEE Asia-Pacific Conference on Computer Science and Data Engineering 2024
CoMSE 2024   2024 3rd Conference on Materials Science and Engineering (CoMSE 2024)
IEEE-Ei/Scopus-ACEPE 2024   2024 IEEE Asia Conference on Advances in Electrical and Power Engineering (ACEPE 2024) -Ei Compendex
IEEE BigData 2024   2024 IEEE International Conference on Big Data
IEEE-Ei/Scopus-SGGEA 2024   2024 Asia Conference on Smart Grid, Green Energy and Applications (SGGEA 2024) -EI Compendex
S&P 2025   The 45th IEEE Symposium on Security and Privacy
IEEE AIxVR 2024   IEEE International Conference on Artificial Intelligence & extended and Virtual Reality
SPISCS 2024   2024 3rd International Conference on Signal Processing, Information System and Cyber Security (SPISCS 2024)
IEEE RAAI 2024   IEEE--2024 4th International Conference on Robotics, Automation, and Artificial Intelligence (RAAI 2024)
AIxMM 2025   IEEE International Conference on AI x Multimedia