| |||||||||||||||||
SBAC-PAD 2024 : IEEE 36th International Symposium on Computer Architecture and High Performance Computing | |||||||||||||||||
Link: https://sites.google.com/ime.usp.br/sbac2024/home/submission/call-for-papers | |||||||||||||||||
| |||||||||||||||||
Call For Papers | |||||||||||||||||
The IEEE 36th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2024) will take place from November 13 to 15, at the Hilo Hawaiian Hotel in Hawaii, USA.
SBAC-PAD is an annual international conference series, which presents the latest trends, current research and developments, and novel tools and applications in the fields of Computer Architecture, High-Performance Computing, and Parallel and Distributed Computing technologies. SBAC-PAD is open to industry, faculty, researchers, practitioners, and undergraduate and graduate students from around the world. Its scientific program is composed of high-quality submitted papers, selected by a thorough peer review process, and invited talks from renowned researchers. ***** Important dates Abstract submission deadline July 16th, 2024 AoE (FIRM) Paper submission deadline July 16th, 2024 AoE (FIRM) Rebuttal period August 19 — August 22, 2024 Author notification September 02, 2024 Camera-ready submission September 23, 2024 The program committee will select the top-ranked papers as finalists, and one paper will be selected during the conference as the Best Paper. Selected papers will also be invited to submit an extended version to a special issue of the Journal of Parallel and Distributed Computing. ***** Topics of Interest Authors are invited to submit original manuscripts to one of five tracks that address challenges in any of the following areas related to the fields of Computer Architecture (CA) and High-performance and Distributed Computing (HPDC). Topics of interest include (but are not limited to): Application-specific systems; Architecture and programming support for emerging domains: Big Data, Deep Learning, Machine learning, Cognitive Systems; Artificial intelligence and machine learning methods for CA and HPDC, and CA and HPDC for Artificial intelligence applications; Benchmarking, performance modeling, analysis, and evaluation; Blockchain and distributed ledgers; Cloud, cluster, and edge/fog computing systems; Data-intensive workloads and tools; Data management, storage, and I/O; Embedded and pervasive systems; GPUs, FPGAs, and accelerator architectures; Languages, compilers, and tools for parallel and distributed programming; Modeling and simulation methodologies; Operating systems and virtualization; Parallel and distributed systems, algorithms, models, and applications; Power and energy-efficient systems; Predictive models to improve performance of scientific applications Processing-in-memory or near-data processing technologies Processor, cache, memory, storage, and network architecture; Quantum computing in CA and HPDC; Real-world applications and case studies; Reconfigurable, resilient, and fault-tolerant systems; Security and privacy in CA and HPDC; Workflow systems. ***** Paper submission Papers submitted to SBAC-PAD 2024 must present original research results and must not have been published or concurrently be submitted anywhere else. Please check the conference website for the submission link: https://sites.google.com/ime.usp.br/sbac2024/home Paper submissions must be in English, have 10 pages maximum (excluding the references), and follow the IEEE conference manuscript formatting guidelines for double-column text using a single-spaced 10-point font on 8.5 × 11-inch pages. Templates are available from http://www.ieee.org/conferences/publishing/templates.html. Papers that do not meet these requirements might be rejected without a review. To be published in the conference proceedings and to be eligible for publication at the IEEE Xplore, one of the authors must register at the full rate and present his/her work at the conference. The SBAC-PAD 2024 submissions will undergo a double-anonymized review process, where reviewers will not know the authors' identities, and vice-versa. Therefore, authors should “anonymize” their submission by adopting the following guidelines, otherwise papers will be rejected without review: The authors cannot include their names, affiliations, funding sources, or acknowledgments in any part of the for-review version of their paper; Self-references that are relevant to the work are allowed, but they should not appear in the text in the first person. Instead, they should be referenced in the third person, like “Smith et al. found that… [4].”, and; For the authors' own unpublished work, they need to use anonymous citations. Conference Organisation General Chairs Gerald F. Lofstead (Sandia National Laboratories, USA) Alfredo Goldman (University of Sao Paulo, Brazil) ***** Technical Program Co-Chairs Carla Osthoff (National Laboratory for Scientific Computing, Brazil) J. Nelson Amaral (University of Alberta, Canada) ***** Track Chairs Computer Architecture: Marco Zanata Alves (Universidade Federal do Parana, Brazil) Distributed Systems, Networking, and Storage: Lucas Schor (Universidade Federal do Rio Grande do Sul, Brazil) Parallel Applications and Algorithms: Rosa M. Badia (Barcelona SuperComputing Centre, Spain) Performance Evaluation: Marcos Assuncao (Ecole de Technologie Supérieure, Montreal) System Software: Pedro Diniz (Universidade de Porto, Portugal) |
|