posted by user: husenet || 4960 views || tracked by 19 users: [display]

M2A2 2011 : The 3rd International Workshop on Multicore and Multithreaded Architectures and Algorithms


When Oct 24, 2011 - Oct 26, 2011
Where Melbourne, Australia
Submission Deadline Jul 3, 2011
Notification Due Jul 20, 2011
Final Version Due Jul 31, 2011
Categories    multicore processors   computer architecture   parallel programming   operaing systems

Call For Papers

Call for Papers

The 3rd International Workshop on Multicore and Multithreaded Architectures and Algorithms (M2A2 2011)

In conjunction with

The 11th International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP 2011)

October 24-26, 2011, Melbourne, Australia

Multicore systems are already dominating the processor market, and it is expected that the number of cores will continue increasing in most of the commercial systems, ranging from embedded to high-performance systems. This trend is driven by the need to increase the efficiency of the major system components: the cores, the memory hierarchy, and the interconnection network.
To take advantage of the increasing number of cores efficient load balancing and scheduling policies or strategies are required. In addition, it remains a challenge to identify and productively program applications for these systems with a resulting substantial performance improvement.
On the other hand, the system designer must trade off performance versus power consumption, which is a major concern in current microprocessors. Therefore current design must focus on new architectures or architectural mechanisms addressing this trade off.
Finally, most real-time embedded applications are requiring high-performance computing and multicore and multithreaded processors are becoming the typical design choice.
The aim of this workshop is to provide a forum for engineers and scientists to address the resulting challenge and to present new ideas, applications, and experience on all aspects of multicore and multithreaded systems.
Authors are invited to submit high quality papers representing their original work in (but not limited to) the following topics targeting muticore multithreaded processors:
* Multicore and multithreaded architectures
* Scheduling and load balancing
* Multicore programming
* Parallel algorithms
* Power-aware architectures and computing
* Embedded multicore real-time systems

Paper Submission and Publication:
Submit original unpublished papers in PDF or Ms-Word formats at the workshop submission system: All submitted manuscripts will be reviewed at least by three expert reviewers. Submissions will be judged on originality, technical strength, quality of presentation, and relevance to the workshop scope.
All accepted papers will be included in the ICA3PP-11 workshop proceeding published by LNCS, Springer. The length of the camera-ready manuscripts will be limited to 10 pages; max 2 extra pages are allowed at additional cost. Helpful information for paper formatting can be found in the website. Moreover, after author’s notification, the Online Author Kit will be given on this website. Please format your camera-ready version according to this kit finally. Authors of accepted papers, or at least one of them, are requested to register and present their work at the conference, otherwise their papers will not be published.
Distinguished papers accepted and presented in M2A2 2011, after further revisions, could be considered for publication in special issues of SCI international journals.

Important Dates:
July 03, 2011: Extended Deadline
July 20, 2011: Notification of Acceptance/Rejection
July 31, 2011: Camera-Ready Due
October 24-26, 2011: Workshop Takes Place

General Co-Chairs:
Houcine Hassan, Universidad Politecnica de Valencia, Spain
Julio Sahuquillo, Universidad Politecnica de Valencia, Spain

Steering Committee:
Laurence T. Yang, St Francis Xavier University, Canada
Jong Hyuk Park, Seoul National University of Technology, Korea

Program Committee :
Hideharu Amano, Keio University, Japan
Hamid R. Arabnia, The University of Georgia, USA
Luca Benini, University of Bolonia, Italy
Luis Gomes, Universidade Nova de Lisboa, Portugal
Antonio Gentile, Università di Palermo, Italy
Zonghua Gu, University of Science and Technology, Hong Kong
Rajiv Gupta, University of California, Riverside, USA
Houcine Hassan, Universidad Politecnica de Valencia, Spain
Seongsoo Hong, Seoul National University, Korea
Shih-Hao Hung, National Taiwan University, Taiwan
Eugene John, University of Texas at San Antonio, USA
Seon Wook Kim, Korea University, Korea
Jihong Kim, Seoul National University, Korea
Chang-Gun Lee, Seoul National University, Korea
Sebastian Lopez, Universidad Las Palmas, Spain
Yoshimasa Nakamura, Kyoto University, Japan
Sabri Pllana, University of Vienna, Austria
Julio Sahuquillo, Universidad Politecnica de Valencia, Spain
Zili Shao, The Hong Kong Polytechnic University, Hong Kong
Kenjiro Taura, University of Tokyo, Japan

Related Resources

ICA3PP 2023   International Conference on Algorithms and Architectures for Parallel Processing
OpenSuCo @ ISC HPC 2017   2017 International Workshop on Open Source Supercomputing
SPA 2023   SPA 2023: 26th Conference on Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA2023)
VLSI 2023   14th International Conference on VLSI
16th IEEE MCSoC 2023   16th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip
ICCD 2023   IEEE International Conference on Computer Design
ICPP-EMS 2023   The 2023 International Workshop on Embedded Multicore Systems
IJCSA 2023   International Journal on Computational Science & Applications
CSEC 2023   2023 International Conference on Computer Science, Electronics and Communications (CSEC 2023)
IARCE 2023   2023 7th International Conference on Industrial Automation, Robotics and Control Engineering (IARCE 2023)