posted by user: kamt || 1652 views || tracked by 3 users: [display]

MTAAP 2011 : Workshop on Multithreaded Architectures and Applications


When May 16, 2010 - May 20, 2010
Where Anchorage, Alaska USA
Submission Deadline Jan 10, 2011
Notification Due Feb 7, 2011
Final Version Due Feb 21, 2011
Categories    multithread   heterogeneous architectures   accelerator   programming framework

Call For Papers


Multithreading (MT) programming and execution models, as well as hybrid programming with accelerated architectures, are starting to permeate the high-end and mainstream computing scene. This trend is driven by the need to increase processor utilization and deal with the memory-processor speed gap. Recent and upcoming examples architectures that fit this profile are Cray's XMT, IBM Cyclops, and several SMT processors from Sun (Victoria Falls), IBM (Power6, Power7), or Intel, as well as heterogeneous systems with accelerators such as GPGPUs from ATI, NVIDIA, and Intel. The underlying rationale to increase processor utilization is a varying mix of new metrics that take performance improvements as well as better power and cost budgeting into account. Yet, it remains a challenge to identify and productively program applications for these architectures with a resulting substantial performance improvement.

The MTAAP 2011 workshop is a full-day meeting to be held at the IPDPS 2011 focusing on Multithreading architectures and applications. This workshop intends to identify applications that are amenable to MT and the MT programming and execution models as well as the underlying architectures on which they can thrive. The workshop seeks to explore programming frameworks in the form of languages and libraries, compilers, analysis and debugging tools to increase the programming productivity. Topics of interest, of both theoretical and practical significance, include but are not limited to:
- Multithreaded Architectures
- Heterogeneous architectures including graphics processors and other architectures
- Multithreaded Programming Framework
- Compilation and Optimization for MT and heterogeneous architectures
- Multithreaded Performance Analysis and Debugging Tools
- Multithreaded Performance Metrics and Evaluations
- Multithreaded Libraries and run-time systems
- Innovative applications for MT architectures
The MTAAP workshop proceedings will be published along with the IPDPS proceedings.

Call for Papers

Paper Submission Guidelines

Submitted manuscripts may not exceed 15 single-spaced pages using 12-point size font on 8.5x11 inch pages, including figures, tables, and references. Please use the standard 1-inch margin. Authors may submit additional material as an appendix to their submission, but there is no guarantee that this material will influence the review process. Manuscripts must be submitted electronically and in PDF format. Submissions will be judged on correctness, originality, technical strength, significance, quality of presentation, and interest and relevance to the workshop attendees. Submitted papers may not have appeared in or be under consideration for another workshop, conference, or journal.

MTAAP submissions are being handled by EDAS system. To submit a paper, please use the following link (MTAAP EDAS) and follow the instructions.
Important Dates

Papers due: 10 Jan 2011
Notification of acceptance: 7 Feb 2011
Camera-ready due: 21 Feb 2011 (strict deadline set by IPDPS; no extensions)

The proceedings of this workshop will be published together with the proceedings of other IPDPS 2010 workshops by the IEEE Computer Society Press.
Workshop Archive

Information and papers from the earlier MTAAP workshops are available:
2010 MTAAP
2009 MTAAP
Workshop Organization


Luiz DeRose (Cray) (
Jeffrey Vetter (ORNL and Georgia Tech) (
Tentative Program Committee

Sadaf Alam (CSCS)
David Bader (Georgia Tech)
Jonathan Berry (Sandia National Laboratory)
Daniel Chavarria (Pacific Northwest National Laboratory)
John Feo (Pacific Northwest National Laboratory)
Guang Gao (U. Delaware)
Mahantesh Halappanavar (Pacific Northwest National Laboratory)
Bruce Hendrickson (Sandia National Laboratory)
Larry Kaplan (Cray)
Peter Kogge (Notre Dame)
Michael Merrill (DoD)
Jose Moreira (IBM)
P. Sadyappan (Ohio State)
Mateo Valero (Universitat Politecnica de Catalunya)

Related Resources

PACT 2020   International Conference on Parallel Architectures and Compilation Techniques
SA-TTA 2021   The 9th track on Software Architecture: Theory, Technology, and Applications (SA-TTA) at the 36th ACM/SIGAPP Symposium On Applied Computing (SAC 2021)
PARMA-DITAM 2021   PARMA-DITAM: 12th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures & 10th Workshop on Design Tools and Architectures for Multi-Core
MVA 2021   17th International Conference on Machine Vision Applications
ITAS--EI Compendex, Scopus 2021   2021 Information Technology & Applications Symposium (ITAS 2021)--EI Compendex, Scopus
SI:ICPR-MVAP 2021   Special Issue on Selected Papers from 25th ICPR in Machine Vision and Applications
AMSTA 2021   15th International Conference on Agents and Multi-Agent Systems: Technology and Applications
HMM 2021   Hidden Markov Models and Applications
SCOPUS-AIAAT 2021   5th International Conference on Artificial Intelligence Applications and Technologies (AIAAT 2021)
AIAAT-SCOPUS 2021   5th International Conference on Artificial Intelligence Applications and Technologies (AIAAT 2021)