posted by system || 5860 views || tracked by 11 users: [display]

RAAW 2007 : Second Annual Reconfigurable and Adaptive Architecture Workshop


When Dec 1, 2007 - Dec 1, 2007
Where Chicago, Illinois, USA
Submission Deadline Sep 18, 2007
Notification Due Oct 26, 2007
Categories    computer architecture   microarchitecture

Call For Papers

Workshop Theme

The tremendous advances in process technology provide architects and microarchitects with many interesting opportunities for making use of the huge transistor budget to enhance performance and increase throughput. However, the complexity of software applications and system software presents a challenging problem. The varying requirements of the different applications running on a single machine, as well as the changing behavior of a single application during its lifetime, make choosing a suitable general purpose architecture a big challenge. This raises the need for an architecture that can adapt to the different requirements of the applications. The power consumption limits and the growing importance of reliability further add to the appeal of such adaptive architectures.

The Reconfigurable and Adaptive Architecture Workshop provides a high-quality forum for computer scientists and engineers to present their latest research findings in the rapidly evolving field of reconfigurable and adaptive architectures.

Submission Topics

Topics of interest include, but are not limited to:

* High performance adaptive and reconfigurable architectures
* Power-Aware and Thermal-Aware architectures
* Adaptive architectures for enhanced hardware reliability
* Compilation techniques for adaptive and reconfigurable architectures
* Dynamic compilation and runtime execution environments
* Heterogeneous multiprocessing on a chip
* Reconfigurable interconnection
* Hardware/software trade-offs
* Novel architectures and micro-architectures
* Reconfigurable embedded computing systems
* Memory management techniques
* Static and dynamic profiling techniques
* Program phase detection and exploitation techniques
* Hardware acceleration through reconfiguration
* Integration of FPGAs with microprocessors

Submission Guidelines

The Program Committee invites authors to submit papers up to 5000 words in length, describing original, unpublished recent work related to the workshop theme. Submission must be in pdf format and emailed to The submission should include the contact person's email address on the front page.

The selected papers will be considered for publication in a special theme issue of JILP.

At least one of the author(s) of an accepted paper is expected to register for the workshop and present the paper.
Important Deadlines

Paper Submission: September 18, 2007

Acceptance Notification: October 26, 2007

Final version of papers: November 12, 2007

Related Resources

S.ARCH Berlin 2023   S.ARCH BERLIN The 10th International Conference on Architecture and Built Environment 04-06 April 2023
OpenSuCo @ ISC HPC 2017   2017 International Workshop on Open Source Supercomputing
DDECS 2023   26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, IEEE
CEAC 2023   2023 3rd International Civil Engineering and Architecture Conference (CEAC 2023)
GPGPU 2023   15th Workshop on General Purpose Processing Using GPU
SOFT 2023   9th International Conference on Software Engineering
IJCSES 2022   International Journal of Computer Science and Engineering Survey
5th AccML 2023   5th Workshop on Accelerated Machine Learning (AccML)
IEEE CiSt 2023   7th IEEE Congress on Information Science and Technology
InSTA 2023   10th International Workshop on Software Test Architecture