posted by user: adevans || 5614 views || tracked by 9 users: [display]

SELSE 2013 : IEEE Workshop on Silicon Errors in Logic - System Effects

FacebookTwitterLinkedInGoogle

Link: http://softerrors.info/selse/
 
When Mar 26, 2013 - Mar 27, 2013
Where Stanford, California, USA
Submission Deadline Dec 14, 2012
Notification Due Feb 2, 2013
Final Version Due Mar 4, 2013
Categories    reliability   soft-errors   SEU   system effects
 

Call For Papers

The growing complexity and shrinking geometries of modern device technologies are making high-density, low-voltage devices increasingly susceptible to the influences of electrical noise, process variation, transistor aging, and the effects of natural radiation. The system-level impact of these errors can be far-reaching. Growing concern about intermittent errors, unstable storage cells, and the effects of aging are influencing system design. This workshop provides a forum for discussing current research and practice in system-level error management. Participants from industry and academia explore both current technologies and future research directions (including nanotechnology). We are soliciting papers that address the system-level effects of errors from a variety of perspectives: architectural, logical, circuit-level, and semiconductor processes. Case studies are also solicited.

Key areas of interest are (but not limited to):

Technology trends and the impact on error rates
New error mitigation techniques
Characterizing the overhead and design complexity of error mitigation techniques
Case studies describing the engineering tradeoffs necessary to decide what mitigation technique to apply
Experimental data
System-level models: derating factors and validation of error models
Error handling protocols (higher-level protocols for robust system design)

Authors are requested to submit extended abstracts for review before December 14, 2012. Extended abstracts will be considered for both oral and poster presentation. All accepted submissions are included in the workshop proceedings. Authors will be notified of paper outcome by February 2, 2013. Camera-ready papers are due on March 4, 2013.

Additional information and guidelines for submission are available at www.selse.org. Submissions should be PDF or Microsoft Word files in IEEE format that do not exceed four printed pages. Camera-ready papers can be up to six pages in length in IEEE format. Papers are not made available through IEEE and authors retain the copyright of their work. Authors may optionally choose to make their final papers available online through the SELSE webpage.

Important dates:

Extended abstract submission: December 14, 2012
Authors notification: February 2, 2013
Camera-ready submission: March 4, 2013

Related Resources

Ei/Scopus-ITCC 2026   2026 6th International Conference on Information Technology and Cloud Computing (ITCC 2026)
RTME 2026   11th International Conference on Recent Trends in Mechanical Engineering
Ei/Scopus-CMLDS 2026   2026 3rd International Conference on Computing, Machine Learning and Data Science (CMLDS 2026)
ICVARS 2026   2026 10th International Conference on Intelligent Computing and Virtual & Augmented Reality Simulations (ICVARS 2026)
IEEE ESTC 2026   IEEE Electronics System-Integration Technology Conference
ISSSR 2026   The 12th International Symposium on System Security, Safety, and Reliability
IEEE-PSGEC 2026   2026 6th Power System and Green Energy Conference (PSGEC 2026)
CTRQ 2026   The Nineteenth International Conference on Communication Theory, Reliability, and Quality of Service
DSA 2025   The 12th International Conference on Dependability Systems and Their Applications
AMLDS 2026   IEEE--2026 2nd International Conference on Advanced Machine Learning and Data Science