posted by user: xgeorgio || 5729 views || tracked by 7 users: [display]

HLDVT 2011 : IEEE International High Level Design Validation and Test Workshop

FacebookTwitterLinkedInGoogle


Conference Series : High Level Design Validation and Test
 
Link: http://www.hldvt.com
 
When Nov 9, 2011 - Nov 11, 2011
Where Napa Valley, USA
Submission Deadline Jun 10, 2011
Notification Due Aug 10, 2011
Final Version Due Sep 9, 2011
 

Call For Papers

The sixteenth annual workshop HLDVT 2011 aims to bring together a community of researchers in the areas of design, validation, and test. The workshop addresses the integration of multiple functions on-chip at higher levels of design abstraction, and the techniques and methodologies for modeling, analyzing, and validating such systems. In particular, the workshop has become a unique forum for researchers and practitioners to discuss the practical issues associated with validation of extremely large designs. Topics of interest include, but are not limited to:

• Simulation-Based Validation • Formal Verification and Hybrid Methods • Design Abstraction & Behavioral Modeling • Error Trace Interpretation and Debugging • On-Chip and Core-Based Testing • Test Generation for Defects, Design Errors, and Delay • Hardware/Software and Mixed-signal System Co-Validation • Emulation and Prototyping • Post-silicon Validation and Debug

Paper Submission: The Program Committee invites authors to submit papers not to exceed 8 pages (IEEE two-column conference format with 10pt minimum font size) describing original and unpublished work. Panels and special session proposals are also invited. All submissions must be made electronically in PDF format using the paper submission webpage: http://www.hldvt.com/submissions . Please ensure that all the required contact details are entered during online submission.

Paper Publication and Presenter Registration: The submission of a paper or panel proposal will be considered as evidence that upon acceptance, the author(s) will present their paper. For the papers to appear in the program and proceedings, required is at least one full workshop registration by an author before the submis- sion of camera-ready version. IEEE reserves the right to exclude a paper from distribution (e.g., removal from IEEE Xplore) if the paper is not presented at the workshop.

Submission deadline: June 10, 2011 Acceptance Notification: August 10, 2011 Final manuscript: September 9, 2011

Questions regarding paper submissions and the program may be ad- dressed to the program chair: Sandeep Shukla, programchair@hldvt.com. Other questions may be addressed to the general chair: Zeljko Zilic, generalchair@hldvt.com. Additional pertinent information will be made available at http://www.hldvt.com/11/ .

Journal Special Section: The best papers on validation of multicore systems will be considered for inclusion in a special section of IEEE Design and Test of Com- puters, to be published in May 2011.

HLDVT 2011 is sponsored by the IEEE Computer Society Test Technology Tech- nical Council and the IEEE CS Design Automation Technical Committee.

Related Resources

JEDT 2024   International Journal of Electronic Design and Test
VST 2024   7th Workshop on Validation, Analysis and Evolution of Software Tests
HiPC 2024   31st IEEE International Conference on High Performance Computing, Data, and Analytics
S&P 2025   The 45th IEEE Symposium on Security and Privacy
IEEE CAI 2025   IEEE Conference on Artificial Intelligence
JRMV 2024   The Journal of Risk Model Validation Call for Papers
SBAC-PAD 2024   IEEE 36th International Symposium on Computer Architecture and High Performance Computing
UCC 2024   The IEEE/ACM International Conference on Utility and Cloud Computing
SBAC-PAD 2024   IEEE 36th International Symposium on Computer Architecture and High Performance Computing
IEEE AAIEE 2025   IEEE--2025 International Symposium on the Application of Artificial Intelligence in Electrical Engineering (AAIEE 2025)