posted by system || 2654 views || tracked by 1 users: [display]

SELSE 2012 : IEEE Workshop on Silicon Errors in Logic - System Effects

FacebookTwitterLinkedInGoogle

Link: http://www.selse.org
 
When Mar 27, 2012 - Mar 28, 2012
Where Urbana-Champagne, USA
Submission Deadline TBD
 

Call For Papers

The growing complexity and shrinking geometries of modern device technologies are making high-density, low-voltage devices increasingly susceptible to influences from electrical noise, process variation, and natural radiation interference. System-level effects of these errors can be far reaching. Growing concern about intermittent errors, unstable storage cells, and the effects of aging are influencing system design. This workshop provides a forum for discussing current
research and practice in system-level error management. Participants from industry and academia explore both current technologies and future research direction (including nanotechnology). We are interested in soliciting papers that cover system-level effects of errors from a variety of perspectives: architectural, logical and circuit-level, and semiconductor processes. Case studies are also solicited.

Key areas of interest are (but not limited to):
• Technology trends and the impact on error rates.
• New error mitigation techniques.
• Characterizing the overhead and design complexity of error mitigation techniques.
• Case studies describing the engineering tradeoffs necessary to decide what mitigation
technique to apply.
• Experimental data.
• System-level models: derating factors and validation of error models.
• Error handling protocols (higher-level protocols for robust system design).

Authors may submit extended abstracts for paper presentation, poster presentation, or either format. The extended abstracts for accepted posters are included in the workshop proceedings. Authors are requested to submit their extended abstracts for review before December 22, 2011. Additional information and guidelines for submission are available at www.selse.org. Submissions should be PDF or Microsoft Word files that do not exceed four printed pages. Customary terms for copyright agreement and non-confidentiality will apply. Authors will be notified of paper outcome by February 17, 2012. Camera-ready formatted papers, up to six pages in length, are due on March 15, 2012.

Related Resources

Ei/Scopus-MLBDM 2025   2025 5th International Conference on Machine Learning and Big Data Management (MLBDM 2025)
DSA 2025   The 12th International Conference on Dependability Systems and Their Applications
Ei/Scopus-CCNML 2025   2025 5th International Conference on Communications, Networking and Machine Learning (CCNML 2025)
IEEE-ACAI 2025   2025 IEEE 8th International Conference on Algorithms, Computing and Artificial Intelligence (ACAI 2025)
SANER 2026   The 33rd IEEE International Conference on Software Analysis, Evolution and Reengineering
IEEE AIxVR 2026   8th International Conference on Artificial Intelligence & extended and Virtual Reality
ICAISC 2026   International Conference on Artificial Intelligence and Soft Computing
Ei/Scopus-AI2A 2025   2025 5th International Conference on Artificial Intelligence, Automation and Algorithms (AI2A 2025)
CIFEr 2026   IEEE Computational Intelligence in Financial Engineering and Economics
PRIMA 2025   26th International Conference on Principles and Practice of Multi-Agent Systems