| |||||||||||||||
MemSys 2023 : The International Symposium on Memory Systems | |||||||||||||||
Link: https://www.memsys.io/call-for-papers/ | |||||||||||||||
| |||||||||||||||
Call For Papers | |||||||||||||||
Call for Papers: MEMSYS 2023
https://www.memsys.io/call-for-papers/ The International Symposium on Memory Systems October 02 - October 05 2023 Lorien Hotel and Spa, Alexandria, VA Submissions Due: August 1, 2023 Memory-device manufacturing, memory-architecture design, and the use of memory technologies by application software all profoundly impact today’s and tomorrow’s computing systems, in terms of their performance, function, reliability, predictability, power dissipation, and cost. Existing memory technologies are seen as limiting in terms of power, capacity, and bandwidth. Emerging memory technologies offer the potential to overcome both technology- and design-related limitations to answer the requirements of many different applications. Our goal is to bring together researchers, practitioners, and others interested in this exciting and rapidly evolving field, to update each other on the latest state of the art, to exchange ideas, and to discuss future challenges. Areas of Interest Previously unpublished papers containing significant novel ideas and technical results are solicited. Papers that focus on system, software, and architecture level concepts specifically memory-related, i.e. topics outside of traditional conference scopes, will be preferred over others (e.g., the desired focus is away from pipeline design, processor cache design, prefetching, data prediction, etc.). Symposium topics include, but are not limited to, the following: Memory-system design from both hardware and software perspectives Memory failure modes and mitigation strategies Memory and system security issues Memory for embedded and autonomous systems (e.g., automotive) Operating system design for hybrid/nonvolatile memories Technologies including flash, DRAM, STT-MRAM, 3DXP, etc. Memory-centric programming models, languages, optimization Compute-in-memory and compute-near-memory technologies Data-movement issues and mitigation techniques Interconnects to support large-scale data movement Algorithmic & software memory-management techniques Emerging memory technologies, their controllers, and novel uses Interference at the memory level across datacenter applications Issues in the design and operation of large-memory machines In-memory databases and NoSQL stores Post-CMOS scaling efforts and memory technologies to support them, including cryogenic, neural, and heterogeneous memories * General Chair: Bruce Jacob, Naval Academy * Program Chairs: Matthias Jung, University of Würzburg and Wendy Elsasser, Rambus **Program Committee:** Ameen Akel, Micron Abdel-Hameed Badawy, NMSU Jonathan Beard, Arm Yitzhak Birk, Technion Bruce Childers, University of Pittsburgh Zeshan Chishti, Intel Bruce Christenson, Intel David Donofrio, Tactical Computing Labs Dietmar Fey, FAU Erlangen-Nürnberg Mike Ignatowski, AMD Michael Jantz, University of Tennessee Hyesoon Kim, Georgia Tech John Leidel, Tactical Computing Labs Trevor Mudge, University of Michigan Petar Radojkovic, BSC Arun Rodrigues, Sandia National Labs Hemant Rotithor, Arm Kevin Rudd, DoD Robert Trout, Micron Owens Walker, US Naval Academy Norbert Wehn, U. Kaiserslautern Noel Wheeler, DoD Donald Yeung, University of Maryland Ke Zhang, Chinese Academy of Sciences Marc Reichenbach, BTU Cottbus Important Dates: Submission: August 1st 2023 Notification: August 21st 2023 Camera-Ready: September 4th 2023 |
|