posted by user: 2011drmanojaggrawal || 4697 views || tracked by 9 users: [display]

MTV 2011 : 12th International Workshop on Microprocessor Test and Verification

FacebookTwitterLinkedInGoogle


Conference Series : Microprocessor Test and Verification
 
Link: http://mtvcon.org/
 
When Dec 5, 2011 - Dec 7, 2011
Where Austin, USA
Submission Deadline Sep 1, 2011
Notification Due Oct 15, 2011
Final Version Due Nov 10, 2011
Categories    microprocessor   test   verification
 

Call For Papers

The 12th annual workshop on Microprocessor Test and Verification will be held on December 5th through 7th, 2011 in Austin, TX. There will also be a coinciding DVClub event on December 7th at Cool River Cafe.

General Chair: Magdy S. Abadir, Freescale Semiconductor
Program Co-Chair: Jay Bhadra, Freescale Semiconductor
Program Co-Chair: Li-C. Wang, University of California at Santa Barbara

Scope

The purpose of MTV is to bring researchers and practitioners from the fields of verification and test together to exchange innovative ideas and to develop new methodologies to solve the difficult challenges facing us today in various processor and SOC design environments. In the past few years, some work has been done on exploiting techniques from test to solve problems in verification and vice versa. This is the 12th edition of the MTV Workshop, a testament to its success in providing an ideal environment for cross-examination of test and verification experiences and innovative solutions.

Areas of Interest include
Validation of microprocessors and SOCs
Experiences on test and verification of high performance processors and SOCs
Test/verification of multimedia processors and SOCs
Performance testing
High-level test generation for functional verification
Emulation techniques
Silicon debugging
Low Power verification
Formal techniques and their applications
Verification coverage
Test generation at the transistor level
Equivalence checking of custom circuits at the transistor level
ESL Methodology
Virtual Platforms
Software verification
Circuit level verification
Switch-level circuit modeling
Timing verification techniques
Path analysis for verification or test
Design error models
Design error diagnosis
Design for testability or verifiability
Optimizing SAT procedures for application to testing and formal verification

Related Resources

RV 2025   25th International Conference on Runtime Verification
CAV 2025   37th International Conference on Computer Aided Verification
QEST+FORMATS 2025   Joint International Conferences on Quantitative Evaluation of SysTems (QEST) and on Formal Modeling and Analysis of Timed Systems (FORMATS)
IEEE AI TEST 2025   7th IEEE International Conference on Artificial Intelligence Testing
VORTEX 2025   International Workshop on Verification and Monitoring at Runtime Execution
HCVS 2025   12th Workshop on Horn Clauses for Verification and Synthesis
PLF+PLAID @ ECOOP 2025   5th workshop on Theory and Practice of Decentralized and Local-First Software
IEA/AIE 2025   The 38th International Conference on Industrial, Engineering & Other Applications of Applied Intelligent Systems
AREA 2025   Fifth International Workshop on Agents and Robots for reliable Engineered Autonomy
VDAT 2025   29th Symposium on VLSI Design and Test