posted by user: maciejD || 5170 views || tracked by 15 users: [display]

SPC 2011 : Workshop on Scheduling for Parallel Computing

FacebookTwitterLinkedInGoogle

Link: http://www.cs.put.poznan.pl/mdrozdowski/spc11/
 
When Sep 11, 2011 - Sep 14, 2011
Where Toruń, Poland
Submission Deadline Apr 30, 2011
Notification Due Jun 15, 2011
Final Version Due Oct 31, 2011
Categories    parallel computing   distributed computing   scheduling
 

Call For Papers

A Workshop on Scheduling for Parallel Computing (SPC) shall be held in conjunction with the 9th International Conference on Parallel Processing and Applied Mathematics PPAM 2011 in Torun, Poland, on September 11-14, 2011.

The SPC workshop is intended to be a forum for exchanging ideas in the field of scheduling parallel and distributed applications primarily, but also scheduling in general. Suggested topics include (but are not limited to):

* cluster, grid, heterogeneous platforms scheduling
* scheduling for large scale distributed data processing
* new scheduling models
* divisible load theory
* load balancing
* scheduling workload measuring and modeling
* scheduling and computer performance
* algorithms for scheduling problems
* deterministic scheduling theory
* scheduling in general.

PAPER SUBMISSION AND PUBLICATION
The rules of PPAM conference apply. In particular:

* Authors should submit papers before April 30, 2011.
* Papers are not to exceed 10 pages (LNCS style).
* Submit papers as .pdf to EasyChair, look for SPC track.
* Papers will be refereed and accepted on the basis of their scientific merit, relevance to the workshop topics, originality, correctness and quality of presentation.
* Papers presented at the workshop will be published after the conference in the Springer-Verlag LNCS series. Abstracts of the accepted papers will be available during the conference as a brochure.
* Final camera-ready versions of the accepted papers will be required by October 31, 2011.

DATES
Submission of Papers: April 30, 2011
Notification of Acceptance: June 15, 2011
Conference: September 11-14, 2011
Camera-Ready Papers: October 31, 2011

WORKSHOP ORGANIZERS
* Evripidis Bampis, LIP6, Université Pierre et Marie Curie, France
* Massimiliano Caramia, University of Rome "Tor Vergata", Italy
* Henri Casanova, University of Hawai`i at Manoa, USA
* Maciej Drozdowski, Poznań University of Technology, Poland
* Alfredo Goldman, University of São Paulo, Brazil
* Frédéric Guinand, Université du Havre, France
* Klaus Jansen, Universität Kiel, Germany
* Raj Kettimuthu, Argonne National Laboratory, USA
* Arnaud Legrand, CNRS, Laboratoire Informatique et Distribution, Grenoble, France
* Jarosław Nabrzyski, Louisiana State University, Baton Rouge, USA
* Thomas G. Robertazzi, State University of New York at Stony Brook, USA
* Roberto Solis-Oba, University of Western Ontario, Canada
* Andrei Tchernykh, CICESE, Ensenada, Mexico
* Frédéric Vivien, INRIA, Lyon, France

SPC WORKSHOP OFFICE
Maciej Drozdowski
SPC-PPAM 2011
Institute of Computing Science
Poznan University of Technology
Piotrowo 2, 60-965 Poznan, POLAND

Related Resources

SPC 2024   10th Workshop on Scheduling for Parallel Computing
IEEE ICDCS 2025   45th IEEE International Conference on Distributed Computing Systems
Euro-Par 2025   International European Conference on Parallel and Distributed Computing
MLCL 2025   6th International Conference on Machine learning and Cloud Computing
IEEE-Ei/Scopus-ITCC 2025   2025 5th International Conference on Information Technology and Cloud Computing (ITCC 2025)-EI Compendex
Intel4EC 2025   Third International Workshop on Intelligent and Adaptive Edge-Cloud Operations and Services In conjunction with IEEE International Parallel & Distributed Processing Symposium 2025
ICAPS 2024   The 34th International Conference on Automated Planning and Scheduling
CSML 2025   3rd International Conference on Computer Science and Machine Learning
SPIE-Ei/Scopus-DMNLP 2025   2025 2nd International Conference on Data Mining and Natural Language Processing (DMNLP 2025)-EI Compendex&Scopus
SI - DSGPU 2025   Special Issue on Data Structures for Graphics Processing Units (GPUs)