posted by user: JOE || 3869 views || tracked by 5 users: [display]

Journal of Electronics 2011 : Call for Papers: Special Issue on Network on Chip---Full Paper Due: Dec.31,2010

FacebookTwitterLinkedInGoogle

Link: http://159.226.65.4/jeen//EN/column/item107.shtml
 
When N/A
Where N/A
Submission Deadline Dec 31, 2010
Notification Due Mar 31, 2011
Final Version Due Jun 30, 2011
 

Call For Papers

Guest Editor
Prof. Huaxi Gu, Xidian University, Xi’an, China
Prof. Jiang Xu, The Hong Kong University of Science and Technology, Hong Kong, China

As the number of cores on a chip increases, we are stepping into the era of many cores. Traditional bus-based interconnect architectures have became bottleneck for the new inter-core communication. It has been recognized that Network-on-Chip (NoC) is the ultimate solution for the future on chip communication architectures. In NoC based system, data are exchanged between IP cores using a network and packet switching paradigm. The messages are relayed from one core to another along the path constructed by routers and links. Although NoC borrows theory results from the macro networking domain, some new metrics should be considered except the traditional latency and throughput, such as power dissipation and area-efficiency. Network on Chip will become more important as technology feature size continues to shrink. The goal of this special issue is to present the most recent research achievements in systems design, experimental evaluations and practical experiences in the NoC related areas.

This special issue will cover all aspects of Network on Chip. The topics of interest include, but are not limited to:

 )) Topology and Router architectures;
 )) Routing algorithms;
 )) Switching and flow control issues;
 )) Mapping of cores to NoC;
 )) Low power technology;
 )) Fault tolerance and reliability issues;
 )) NoC services (quality of service, security.)
 )) O/S and programming model support for NoCs;
 )) Dynamic on-chip network reconfiguration;
 )) Modeling and simulation of on-chip networks;
 )) On-chip interconnection network simulators and emulators;
 )) Verification, debug and test of NoC;
 )) Emerging technologies (Optics, CNFET, Wireless);
 )) NoC design case studies;

Submission Guidelines
Submitted papers must contain original research that has not been previously published, nor concurrently submitted for publication. All manuscripts must be submitted through Manuscript Central at http://je.ie.ac.cn/journalx_jeen/authorLogOn.action?mag_Id=1. Submission must be clearly marked “Special Issue on Network on Chip” on the cover page. Consistent with standard practice, each submitted paper will receive a minimum of two reviews. Paper will be selected based on their originality, timeliness, significance, relevance, and clarity of presentation. For more updates please visit the website: http://je.ie.ac.cn/EN/volumn/home.shtml. And if you have further questions, please don’t hesitate to contact Prof. Huaxi Gu (hxgu@xidian.edu.cn) or Dr. Na LI (je@mail.ie.ac.cn).


Important Dates
Full Paper Due: Dec. 31, 2010
Author notification: Mar. 31, 2011
Camera-ready version due: Jun. 30, 2011
Publication Date: Oct. 2011

About Journal
Sponsored by the Institute of Electronics, Chinese Academy of Sciences, Journal of Electronics(China) is established in 1984, the very first comprehensive journal in English in Electronics and Information Sciences in China. Published by Science Press now, the bimonthly journal will be co-published by Science Press and Springer from January 2007, Issue 1 of Volume 24, and the online edition will be published at the same time.
The Journal of Electronics(China) publishes the high quality papers of the new research achievements in Electronics and Information Sciences, as well as their extensions and technological development in the cross related disciplines. In addition, as the earliest English journal in Electronics in China, this publication also bears the mission of being the window of Chinese academic achievements in Electronics and Information Sciences to the world.
Letters are intended to provide an opportunity to rapidly disseminate the research results.
The subject areas featured cover all branches of Electronics and Information Sciences, both theoretical research and technological development. The disciplines include but are not limited to: communications networks, such as signal estimation and mobile communications, radar technology mainly on the signal processing, computer network technology, network safety and e-business, signal processing and image processing including water mark processing, digital circuits, analogical circuits, electromagnetic field theory, and so on.
The audiences are professionals, faculties and graduate students of the universities in the disciplines of Electronics and Information Sciences, and the technicians in the field of electronic engineering.

Related Resources

ISCAIE 2025   Call for Papers and Reviewers: 2025 15th IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE 2025)
EG 2025   Eurographics - Full Papers Program
Security 2025   Special Issue on Recent Advances in Security, Privacy, and Trust
IJCNN 2025   International Joint Conference on Neural Networks
SOCC 2024   37th IEEE International System-on-Chip Conference
Carpathian culture and heritage 2025   Call for Papers: The cultures and heritage of the communities along the Carpathian Arc
ACNS 2025   23rd International Conference on Applied Cryptography and Network Security - deadline 2
ISEEIE 2025   2025 5th International Symposium on https://www.iseeie.org/, Electronics and Information Engineering (ISEEIE 2025)
Call For Papers Special Issue 2024   Smart Cities, innovating in the Transformation of Urban Environments
17th IEEE MCSoC 2024   17th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-2024)