Dear Friends and Colleagues,

We are pleased to invite you to submit research papers to the 24st IEEE International Symposium on Asynchronous Circuits and Systems to be held in Vienna, Austria on May13-16, 2018 to bring together innovative academics and industrial experts to a common forum. For more information please access the official website of the ASYNC2018 at Vienna, Austria at http://async2018.wien.

The International Symposium on Asynchronous Circuits and Systems (ASYNC) is the premier forum for researchers to present their latest findings in asynchronous design.


Authors are invited to submit papers on any aspect of asynchronous design, ranging from design, synthesis, and test to asynchronous applications.

Topics of interest include:
-- Asynchronous pipelines, architectures, CPUs, and memories
-- Asynchronous ultra-low power systems, energy harvesting, and mixed-signal/analogue
-- Asynchrony in emerging technologies, including bio, neural, nano, and quantum computing
-- CAD tools for asynchronous design, synthesis, analysis, and optimization
-- Formal methods for verification and performance/power analysis
-- Test, security, fault tolerance, and radiation hard design
-- Asynchronous variability-tolerant design, resilient design, and design for manufacturing
-- Asynchronous design for neural networks and machine learning applications
-- Circuit designs, case studies, comparisons, and applications
-- Mixed-timed circuits, clock domain crossing, GALS systems, Network-on-Chip, and multi-chip interconnects
-- Hardware implementations of asynchronous models and algorithms, asynchronous techniques in clocked designs, and elastic and latency-tolerant synchronous design

Paper Format and Submission:
Submissions for regular and special topics must report original scientific work, in 6-8 pages IEEE double-column conference format (single-spaced, 10pt or larger font size), with author information concealed. Accepted papers will be published in the IEEE digital library and IEEEXplore symposium proceedings.

"Fresh Ideas" / Student Posters
We solicit 1-2 page submissions that present "fresh ideas" in asynchronous design, not yet ready for publication. These will go through a separate light-weight review process. Accepted submissions will be assembled in a binder and handed out at the workshop. We also invite students to present a poster on their research, co-authored with their advisor, and to submit a 1 page abstract that will receive a light-weight review.

Industrial Papers / Tools & Demos
ASYNC 2018 will include papers and tutorials from industry on the state-of-the-art application of asynchronous designs to both existing and emerging technologies. The topics are specifically targeted at industry and include:
-- Synchronizers and clock domain crossing techniques
-- Techniques for combining asynchronous and clocked designs
-- CAD tools for integrating asynchronous circuits with clocked designs
-- Circuit designs, case studies, comparisons, and applications
We solicit 1-2 page submissions for the workshop, IEEE double-column conference format. These papers will go through a separate light-weight review process. Accepted papers will be published in the IEEE digital library IEEEXplore and symposium proceedings. We also solicit tools and demos for presentation at the conference.

Important Dates Regular Papers Other categories
Abstract registration deadline: Nov 26, 2017 Feb 14, 2018
Paper submission deadline: Dec 3, 2017 (abstracts only)
Notification of acceptance: Feb 7, 2018 Feb 28, 2018
Publication-ready final version:Mar 10, 2018 Mar 10, 2018

General Chairs
Andreas Steininger, TU Vienna, Austria (steininger@ecs.tuwien.ac.at)
Matthias Fuegger, CNRS & ENS Paris-Saclay, France (mfuegger@lsv.fr)

Program Chairs
Milos Krstic, IHP and University of Potsdam, Germany (krstic@ihp-microelectronics.com)
Ian W. Jones, Oracle, USA (ian.w.jones@oracle.com)

Publicity Chair for Asia
Hong Chen, Institute of Microelectronics,
Tsinghua University, Beijing,China (hongchen@tsinghua.edu.cn)