posted by organizer: JLU || 501 views || tracked by 1 users: [display]

FPGARC 2017 : Special Issue: FPGA and Reconfigurable Computing - MDPI Journal of Low Power Electronics and Applications

FacebookTwitterLinkedInGoogle

Link: http://www.mdpi.com/journal/jlpea/special_issues/FPGA_reconfig
 
When N/A
Where N/A
Submission Deadline TBD
Categories    low power   FPGA   reconfigurable computing   electrical engineering
 

Call For Papers

Dear Colleagues,

The pervasive use of electronics in many areas of human activity (personal, professional and social) has led to a remarkable expansion of the scope and importance of power- or energy-constrained computing environments. This has happened in traditional areas like telecommunications and health care, but also in new areas like well-being, gaming and leisure. Energy, power and thermal constraints have a large impact on the design of ever more complex adaptive embedded and cyber-physical systems in these domains. The challenges created by this trend are being met in part by flexible heterogeneous and reconfigurable computing platforms in order to achieve new levels of power or energy efficiency while processing growing amounts of data with increasingly sophisticated algorithms. In this context, specialized accelerators and dynamically reconfigurable hardware have also been finding increasing application. This Special Issue of the JLPEA is dedicated to advances in all aspects of low-power reconfigurable computing from new reconfigurable fabrics in emerging technologies up to system-level monitoring and run-time management infrastructures, including new circuits and architectures for FPGAs and CGRAs, reconfigurable hardware accelerators and new applications of dynamic reconfiguration. Original contributions from the following non-exhaustive list of topics are solicited:

emerging low-power technologies and circuits for reconfigurable computing;
(non-volatile) memory technologies for configuration storage;
nanoscale reconfigurable computing platforms;
low-power FPGA or CGRA circuits and architectures;
reconfigurable low-power hardware accelerators;
dynamic reconfiguration for low-power: methodologies, system architectures and algorithms;
EDA tools and algorithms for low-power FPGA or CGRA systems;
run-time support systems for power-aware reconfiguration management;
power- or energy-constrained applications of reconfigurable computing.

Deadline for manuscript submissions: 31 December 2017

Prof. Dr. João Canas Ferreira
Guest Editor



Related Resources

HEART 2025   International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies
ERTT 2025   2025 International Conference on Research and Training Technologies in Education
ARC 2025   Applied Reconfigurable Computing
NECO 2025   14th International Conference of Networks and Communications
IEEE-ACAI 2025   2025 IEEE 8th International Conference on Algorithms, Computing and Artificial Intelligence (ACAI 2025)
IJMECH 2025   International Journal of Recent Advances in Mechanical Engineering
Ei/Scopus-SGGEA 2025   2025 2nd Asia Conference on Smart Grid, Green Energy and Applications (SGGEA 2025)
EEIEJ 2025   Emerging Trends in Electrical, Electronics & Instrumentation Engineering: An international Journal
SI - AI&Cyber - Applied Sciences (MDPI) 2025   Special Issue on Artificial Intelligence and Cybersecurity: Challenges and Opportunities
Ei/Scopus-MLBDM 2025   2025 5th International Conference on Machine Learning and Big Data Management (MLBDM 2025)