FPL: Field-Programmable Logic and Applications

FacebookTwitterLinkedInGoogle

 

Past:   Proceedings on DBLP

Future:  Post a CFP for 2020 or later   |   Invite the Organizers Email

 
 

All CFPs on WikiCFP

Event When Where Deadline
FPL 2019 29th International Conference on Field-Programmable Logic and Applications
Sep 9, 2019 - Sep 13, 2019 Barcelona Mar 29, 2019 (Mar 22, 2019)
FPL 2018 Field Programmable Logic and Applications
Aug 27, 2018 - Aug 31, 2018 Dublin, Ireland Apr 2, 2018 (Mar 19, 2018)
FPL 2017 The International Conference on Field-Programmable Logic and Applications
Sep 4, 2017 - Sep 8, 2017 Ghent, Belgium Apr 5, 2017 (Mar 29, 2017)
FPL 2016 26th International Conference on Field-Programmable Logic and Applications
Aug 29, 2016 - Sep 2, 2016 Lausanne, Switzerland Mar 27, 2016 (Mar 20, 2016)
FPL 2015 International Conference on Field-programmable Logic and Applications
Sep 2, 2015 - Sep 4, 2015 London, United Kingdom Apr 3, 2015 (Mar 27, 2015)
FPL 2014 24th International Conference on Field Programmable Logic and Applications
Sep 2, 2014 - Sep 4, 2014 Munich, Germany Mar 28, 2014
FPL 2013 23rd international conference on field programmable logic and applications
Sep 2, 2013 - Sep 4, 2013 Porto, Portugal Mar 22, 2013
FPL 2012 International Conference on Field Programmable Logic and Applications
Aug 29, 2012 - Aug 31, 2012 the University of Oslo, Norway Mar 31, 2012
FPL 2011 International Conference on Field Programmable Logic and Applications
Sep 5, 2011 - Sep 7, 2011 Chania, Crete, Greece Mar 18, 2011
FPL 2010 2010 International Conference on Field Programmable Logic and Applications (FPL)
Aug 31, 2010 - Sep 2, 2010 Milan, Italy Mar 19, 2010
FPL 2009 International Conference on Field Programmable Logic and Applications
Aug 31, 2009 - Sep 2, 2009 Prague Mar 16, 2009
FPL 2008 International Conference on Field Programmable Logic and Applications
Sep 8, 2008 - Sep 10, 2008 Heidelberg, Germany Mar 16, 2008
 
 

Present CFP : 2019

Authors are invited to submit original and unpublished papers in IEEE double column format. Submitted papers must be limited to 6 pages plus references (i.e. the references do not count in the 6 pages; and references must not exceed two pages). This is a strict limit, and papers exceeding this limit will be rejected automatically.

Papers accepted as full papers will appear in the proceedings as 6 pages papers plus up to 2 pages of references. Short papers (posters) will have 4 pages plus up to 2 pages of references in the proceedings. Extended abstracts for PhD Forum and Demo Night contributions will appear with 2 pages (strict, including references) in the proceedings. Authors of full papers and short papers (posters) will have the possibility to buy 2 additional pages. The conference proceedings will me made available online during the conference. The conference proceedings will be published with IEEE Xplore.

Authors are required to use the standard IEEE templates in format A4 and not to include page numbers, to ensure compatibility with IEEE Xplore. Templates for LaTeX and Microsoft Word 2003 are available directly from IEEE (link). All contributions must be submitted electronically in PDF format. FPL 2019 uses a double-blind reviewing system. Manuscripts must not identify authors or their affiliations; those that do will not be considered. Exceptions may be allowed with prior approval of the Programme Chairs, in cases where the authors’ identity is vital to evaluating the paper (e.g., papers presenting updates of infrastructure used by the FPGA community). References to the authors’ prior work should be made in the 3rd person, in the same way one would reference work by others. If necessary to maintain anonymity, citations may be shown as “Removed for blind review”, but consider that this may impede a thorough review if the removed citation is crucial to understanding the submission.

Authors of selected papers will be invited to submit extended versions to a special issue in ACM TRETS. The PhD forum is intended as a venue for PhD students to present their work in progress and preliminary results in a special poster session to receive feedback from other researchers.

Additionally, FPL 2019 will include two days of workshops and tutorials (Sep. 12 and 13), poster session, and the PhD Forum and Demo Night. Further details will be published soon.

Contributions within (but not limited to) the following topics related to Field-Programmable Logic and Applications are very welcome:

• Architectures and Technology

• Applications and Benchmarks

• Programming models and languages

• System software and environment support

• Design Methods and Tools

• Accelerated Machine Learning

• Surveys, Trends, and Education

Important Dates

• Abstract submission deadline: March 15th, 2019 (AOE)

• Paper submission deadline: March 22nd, 2019 (AOE)

• Rebuttal period: April 29th to May 1st

• Notification of acceptance: May 20th, 2019

• Deadline for final version: June 20th, 2019

Organizers

Program Committee Co-Chairs:

- Carlos Álvarez, Universitat Politècnica de Catalunya and Barcelona Supercomputing Center

- Ioannis Sourdis, Chalmers University of Technology

- Christos-Savvas Bouganis, Imperial College London

General Chair:

- Xavier Martorell, Barcelona Supercomputing Center and Universitat Politècnica de Catalunya
 

Related Resources

FCCM 2020   Field-Programmable Custom Computing Machines
FPT 2019   Field-Programmable Technology
IXPUG FPGA 2019   Using FPGAs to Accelerate HPC & Data Analytics on Intel-Based Systems
ICPP 2020   International Conference on Parallel Processing
EI-IWoFR 2020   2020 International Workshop on Field Robotics (IWoFR 2020)
CRSMA 2019   3rd International Conference on Current Research in the field of Social Sciences, Strategic Management and Applied Sciences
IWoFR 2020   2020 International Workshop on Field Robotics (IWoFR 2020)
CONCUR 2020   31st International Conference on Concurrency Theory
LOPAL 2020   Second International Conference on Learning and Optimization Algorithms: Theory and Applications
ATVA 2020   18ᵗʰ International Symposium on Automated Technology for Verification and Analysis